Journal of Materials Chemistry C





Cite this: J. Mater. Chem. C, 2015, 3, 10293

Received 25th June 2015, Accepted 6th September 2015

DOI: 10.1039/c5tc01890k

www.rsc.org/MaterialsC

Introduction

High-mobility III–V compound semiconductors have shown promising potential as channel materials for complementary metal–oxide-semiconductor (CMOS) logic applications due to their high electron mobility compared to Si-based devices.¹ However, III–V MOS devices suffer from high trap density of states (D_{it}) at the interface that originates from Fermi-level pinning and deteriorates the electrical performance. For III–V MOS structures, the gate oxide is usually either amorphous or polycrystalline in nature and therefore a high density of dangling bonds exists at the oxide/substrate interface. High-*k* oxides have ionic bonding without a fixed coordination number which results in poor interface quality of high-*k*/III–V.² This disarray interfacial layer contains dangling bonds and broken bonds, which can cause coulomb scattering and lower the

134 Shinchon-Dong, Seodaemun-Gu, Seoul 120-749, Republic of Korea. E-mail: taeyoon.lee@yonsei.ac.kr



Chandreswar Mahata,^a Il-Kwon Oh,^a Chang Mo Yoon,^a Chang Wan Lee,^a Jungmok Seo,^a Hassan Algadi,^a Mi-Hyang Sheen,^b Young-Woon Kim,^b Hyungjun Kim^a and Taeyoon Lee*^a

Metal-oxide-semiconductor (MOS) capacitors with an amorphous $Ta_{1-x}Zr_xO$ composite gate dielectric film and a SiO₂ passivation layer were fabricated on an indium phosphide (InP) substrate. To investigate the impact of the passivation layer, the interfacial chemical, physical and electrical properties of the $Ta_{1-x}Zr_xO/InP$ and $Ta_{1-x}Zr_xO/SiO_2/InP$ MOS structures were studied in detail. Electrical conductivity measurements combined with chemical bonding analysis using X-ray photoelectron spectroscopy (XPS) and electron dispersive spectroscopy (EDS) were conducted in order to evaluate the suitability of a $Ta_{1-x}Zr_xO$ alloy as a gate dielectric film for an InP substrate. XPS results showed that the $Ta_{1-x}Zr_xO$ film retained its insulating characteristics and was thermally stable even after annealing at 500 °C. However, Fermi-level pinning and significant diffusion of indium through the $Ta_{1-x}Zr_xO$ were observed. The diffusion of In was remarkably reduced after introducing the SiO₂ passivation layer, which resulted in an overall reduction in interfacial layer thickness. Parallel conductance contour measurements showed that the SiO₂ passivation layer resulted in unpinning of the Fermi-level. The introduction of a SiO₂ passivation layer with the $Ta_{1-x}Zr_xO$ composite gate dielectric film was found to provide remarkably improved dielectric performance, which was mainly attributed to reduced In diffusion and the passivation of interfacial and bulk dielectric defects.

electron mobility. Unlikely one electron dangling bond in $Si-SiO_2$, the compensation of these dangling bonds becomes more difficult as III–V-high-*k* interfacial dangling bonds contain 0.75 electrons.² These electrically active dangling bonds form interface states in the mid-gap with different time constants resulting in Fermi-level pinning and large frequency dispersion of the capacitance. Thus, improving the metal–insulator–semiconductor (MIS) interface is a critical issue in order to successfully implement III–V channels in future CMOS circuits.

Many interface control methods have been proposed to remove or modify interfacial oxides such as atomic layer deposition (ALD) of Al₂O₃ and ZnO, Si passivation using plasma-enhanced chemical vapor deposition (PE-CVD) and sulfur passivation.^{3–7} III–V MOS devices with epitaxial dielectric layers having a low D_{it} have been reported.⁸ However, the samples with the previously mentioned passivation layers showed an increase in the native oxide layer after the annealing process and did not effectively reduce interface trap density.

Recently, high dielectric constant (k) materials have received attention as a candidate for the replacement of SiO₂ because future generation CMOS devices require an equivalent oxide thickness (EOT) of less than 1 nm with a very low gate leakage current.^{9,10}



View Article Online

^a School of Electrical and Electronic Engineering, Yonsei University,

^b Department of Materials Science and Engineering, Seoul National University, Gwanak-Gu, Seoul 151-744, Korea

[†] Electronic supplementary information (ESI) available. See DOI: 10.1039/c5tc01890k

Among the reported candidates, Ta2O5 has attracted a lot of attention due to its high dielectric constant.^{11,12} However, the use of Ta₂O₅ has technical challenges related to its thermal stability and defects induced by oxygen vacancies. Specifically, when Ta₂O₅ is in contact with a semiconductor, it forms a defective interfacial layer with poor electrical properties at an elevated annealing temperature.¹³ In addition, Ta₂O₅ has a small band gap resulting in a band offset at the Ta₂O₅-semiconductor interface.¹⁴ Interestingly, Ta₂O₅ films doped with Hf, Al, or Zr showed significant improvement in the physical and electrical properties such as the crystallization temperature, thermodynamic stability of the interface layer, effective dielectric constant (k_{eff}), dielectric breakdown strength and leakage current density because the dopant ions compensated for oxygen vacancies.¹⁵⁻²⁰ Lu and Paskaleva et al. reported that Hf could easily intermix with Ta₂O₅ and the mixed Hf-Ta₂O₅ layer had a wider energy band gap than the undoped Ta₂O₅.^{15,16} According to Tewg et al., improved electrical properties resulting in a small flatband voltage shift and low hysteresis were achieved by carefully adjusting the Zr dopant concentration in lightly Zr-doped Ta₂O₅ films.¹⁸ In this strategy, Zr acted as an acceptor and effectively compensated for the oxygen vacancies in Ta₂O₅ resulting in reduced leakage current. In some previous studies it was reported that, indium can be diffused through high-k by thermal induction or post deposition annealing and degrades the device performance. Krylov et al. correlated the occurrence of out-diffused indium in the high-k dielectric layer with the increase of gate leakage current.²¹ Recently In diffusion and the formation of P-oxide in HfO2 high-k dielectrics has been reported by An et al. and Kang et al. by different chemical analyses.^{22,23} In and P rich interface always leads to high interface trap density. So it is highly desireable to reduce the substrate outdiffusion process to acheive good interface quality. Also a detailed analysis of substrate elemental diffusion need to addressed during thermal annealing.

In recent studies Dalapati *et al.* and Lee *et al.* worked with ALD SiO₂ and liquid-phase-deposited (LPD) SiO₂ on GaAs respectively.^{24,25} In their study they used only SiO₂ dielectric on the GaAs substrate without applying any high-*k* dielectrics. According to Dalapati *et al.* upon thermal annealing SiO₂ makes improved interface quality and reduces D_{it} . On the other hand Lee *et al.* in their study showed that 10 nm SiO₂ along with a 1.5 nm Si interface passivation layer on GaAs can improve electrical performance by reducing native oxide growth. So we attempted for the first time an ALD-SiO₂ passivation layer along with high-*k* dielectric Ta_{1-x}Zr_xO on InP.

In this paper, we improved the III–V MOS capacitor properties by simultaneously adopting two methods. The first method was the incorporation of Zr into the Ta_2O_5 dielectric to suppress the formation of oxygen vacancies, resulting in an increase in the overall capacitance and dielectric constant. In the second method, we introduced an ALD SiO₂ interfacial layer to control the interfacial layer growth and minimize D_{it} . Measurements of the interface defect densities and the electrical activity of the defects were obtained under different processing conditions. We observed that a thin ALD SiO₂ layer at the interface between the high- $k \operatorname{Ta}_{1-x} \operatorname{Zr}_x O$ layer and the InP substrate can effectively reduce interface traps, substrate element diffusion and can minimize the frequency dispersion of the capacitance.

Results and discussion

Fig. 1(a) shows a cross section High Resolution Transmission Electron Microscopy (HR-TEM) image of the interface between $Ta_{1-x}Zr_xO$ and InP. The TEM image confirms the presence of a thick interfacial layer between the $Ta_{1-x}Zr_xO$ and the InP substrate after ALD. As shown in Fig. 1(a), the 9.2 nm thick gate stack actually consists of a 6.5 nm thick layer of $Ta_{1-x}Zr_xO$ and a 2.7 nm thick interfacial layer. EDS mapping of the same sample shows the elemental Ta, Zr and In distribution in the cross section. As shown, Ta and Zr are uniformly distributed throughout the dielectric layer, as indicated by the blue and green data points (TaL α [], ZrK α []). The EDS image also shows that In diffusion cannot be controlled using only Zr



Fig. 1 (a) Cross-sectional TEM micrographs and EDX elemental analysis (TaL α [\bullet], ZrK α [\bullet] and InL α [\bullet]) for Ta_{1-x}Zr_xO on InP. XPS core level spectra of In3d_{5/2} for (b) as-deposited and annealed samples at different Ar⁺ sputtering times.

incorporation into Ta₂O₅, as indicated by the red data (InL α [•]) in Fig. 1(a). To investigate the chemical composition of the interfacial layer, the In 3d_{5/2} core level XPS spectra of the films were obtained at various Ar⁺ sputtering times. Fig. 1(b) shows the XPS spectra of the Ta_{1-x}Zr_xO/InP interface with sputtering times from 0–180 s. During XPS peak fitting, an accurate deconvolution of the whole spectra was difficult due to the low intensity of some peaks and the relatively small binding energy separation between the metallic In3d bulk peak and various In- and P-related mixed oxidation states. However, the main contributing oxidation states were fitted for 'as-deposited' and 'annealed' samples. These results are consistent with recent observations for high-k/InP and they suggest that diffusion is common in high-k/III-V MOS devices that have unstable high-k/InP interfaces.²⁶

In addition to the bulk $Ta_{1-x}Zr_xO$ dielectric layers, we systematically examined interfacial layers of Ta_{1-x}Zr_xO/InP using different Ar⁺ sputtering times between 0-180 s. The In3d core level spectra showed In–O (likely In_2O_3) peaks, which are a combination of In(PO₃)₃/InPO₄ and InPO_x. The reference value of the binding energy for In3d_{5/2} (In-P) was taken to be 444.5 eV. A peak with a binding energy separation of $\varDelta \sim 0.5$ eV with respect to the InP bulk peak was assigned to In-O (In₂O₃). The contribution from In-S bonding on the (NH₄)₂S treated samples was found to be very small and was therefore neglected. A peak with a binding energy separation of $\Delta \sim 1.1$ eV with respect to the InP bulk peak was assigned to a state with a mixture of In and P oxides, likely a mixture of $InPO_4/In(PO_3)_3$.^{27,28} Based on a previous work, the peak associated with a binding separation of $\varDelta \sim 1.7$ eV was identified as InPO_x.²⁹ Due to the sensitivity of the detection limit of the XPS above 5-6 nm thickness of high-k dielectrics, it was nedded to sputter the surface for possible detection of the desired signal above the noise level. There was no significant emission of electrons and barely could get any peak under 0-60 s. After 60 s of sputtering, XPS fitting showed that the metallic In content was very low and In/P related oxides dominated. This region was the interface between the high- $k \operatorname{Ta}_{1-x} \operatorname{Zr}_{x} O$ and oxide interfacial layers. Furthermore, this region seemed to be quite thick since 60 s of Ar⁺ sputtering was not enough to observe the In-P substrate peak. Additional sputtering revealed a region (for sputtering times between 120 to 180 s) with notable metallic In content, which was attributed to the interface between the In/P-oxide and the InP substrate. This interface layer may have formed due to the diffusion of In or P ions into the dielectric and subsequent oxidation during high temperature ALD. After annealing at 500 $^\circ$ C, there was no notable increase in interfacial oxidation, as shown in Fig. 1(b). The binding energy separations between In-P and In-oxide were similar before and after N₂ annealing, which suggests that the In-oxide chemical state did not change after high temperature annealing. Also, the In-O area after annealing remained approximately the same as that found from the XPS scans after sputtering for 0–180 s; this result suggests that In–O diffused into $Ta_{1-x}Zr_xO$ and was close to the surface regardless of annealing.³⁰ So, we confirmed that the thermodynamic stability of the interfacial layer after Zr incorporation into Ta₂O₅ remained unchanged after high temperature annealing.



Fig. 2 (a) Cross-sectional TEM micrographs and EDX elemental analysis ($TaL\alpha$ [\bigcirc], $ZrK\alpha$ [\bigcirc] and $InL\alpha$ [\bigcirc]) for $Ta_{1-x}Zr_xO/SiO_2$ on InP. XPS core level spectra of $In3d_{5/2}$ for (b) as-deposited and annealed samples at different Ar^+ sputtering times.

The interface between $Ta_{1-x}Zr_xO$ and the InP substrate was investigated after ALD SiO2 passivation using TEM, EDS and XPS, as shown in Fig. 2(a and b). Comparing the TEM images and EDS analyses in Fig. 1(a) and 2(a), we observed that, after ALD SiO₂ passivation, the upper $Ta_{1-x}Zr_xO$ layer retained its thickness and the interlayer (IL) thickness decreased significantly. The reduction in the IL thickness might be because Si can form strong covalent bonds with oxygen, while In or P bonds with oxygen are relatively weaker. Therefore, during annealing in a N₂ atmosphere, the oxygen atoms of the IL diffused into the vacancies in the SiO₂ layer and reacted with Si. As a result, the IL became thinner, thereby decreasing interfacial layer growth. Although a detailed discussion of the presence of sub-oxide components is difficult because of the limited energy resolution and weak XPS intensity, the data suggested that In-O related suboxides were present.

Different forms of partial silicate formation upon high-*k* deposition on amorphous-Si/InP were previously reported by

Dong et al.⁶ Specifically, they noted that the presence of a P-P/Si bond or In-In/Si at the interface upon additional thermal annealing can likely form partial Al- or Hf-silicate along with SiO_r due to a lack of oxygen. However, in this present study we observed partial silicate formation along with SiO2 after introduction of a SiO₂ interfacial layer by ALD. This observation was confirmed by the increased width of the In3d_{5/2} spectra. Specifically, we found that In-O-P bonds located at the InP substrate were easily converted to Si-O-In/P bonds during high temperature ALD deposition and annealing. Similar oxidation mechanisms were described in earlier reports for the interaction of different metals with the InP substrate.³¹ Narrow scan spectra of the In $3d_{5/2}$ core level of the $Ta_{1-x}Zr_xO/SiO_2/InP$ sample are shown in Fig. 2(b). Similar to the $Ta_{1-x}Zr_xO/InP$ interface, in this case we deconvoluted the In3d_{5/2} spectra into peaks characteristic of In₂O₃, In(PO₃)₃/InPO₄ and InPO_x. Additionally, the low intensity peak (red with line patterened) at a binding energy separation of $\Delta \sim 0.9$ eV with respect to the InP bulk peak was assigned to In/P-O-Si due to the formation of silicate. This silicate-related peak was also found after annealing, as seen in Fig. 2(b). Increasing intensity of $InPO_r$ appearing after annealing can also be related to silicate formation. Though it is unclear at this time. Silicate formation depended on the diffusion of both Si and oxygen and can be understood as a temperature dependent process similar to the well-known silicon oxidation process. Thus, the In/P-O-Si fitted peak intensity increased with increasing silicate layer thickness. This suggests that some additional oxidation took place at the IL/SiO₂ interface during N2 annealing resulting in the creation of Si-O bonds. The source of the oxygen was either residual oxygen in the annealing chamber or oxygen extracted from the IL during the SiO₂ deposition process. After Ar⁺ sputtering for 180-240 s, the InP substrate surface was exposed and the In-P peak became dominant. The fits of the In3d_{5/2} data for the as-deposited and annealed samples after sputtering for 180 and 240 s were similar. This implies that the interface layer growth did not change within a few angstroms of the InP surface upon annealing of the SiO₂ passivated samples.

To further confirm the formation of silicate, Si2p XPS spectra were measured (Fig. 3) and these data confirmed the presence of Si and Si-O bonding in the IL before annealing. A previous work has shown that the peak with a binding energy at around 99.6 eV and 100.2 is directly related to the signal of $Si^0 2p_{3/2}$ and $Si^0 2p_{1/2}$ spectra from metallic silicon and the binding energy at approximately 103.5 eV is believed to be due to fully oxidized SiO_2. 32 After annealing of the sample at 500 $^\circ\mathrm{C}$ under N₂, the extra silicate peak shifted to ~ 102.8 eV, which was slightly lower than the main silicate peak. This is likely due to the high temperature annealing process, which may have increased the oxygen content in the silicate layer or increased the thickness of the silicate layer. In any case, we concluded that the XPS results show that the stoichiometry of a pre-grown In/P-oxide layer can be changed by a subsequent ALD SiO₂ deposition and a thermal annealing process. This strategy provides better control of the IL, which is valuable in the formation of high-k gate dielectrics.



Fig. 3 Si2p spectra at the interface of SiO₂/InP for as-deposited samples and samples annealed at 500 $^\circ$ C in an ambient N₂.

To understand the interfacial oxidation states in more detail we also have analyzed the P2p core level spectra along with the $In3d_{5/2}$ and Si2p core level. Fig. 4 shows the oxide and bulk component in the P2p spectrum for the $Ta_{1-x}Z_xO/InP$ interface with and without SiO₂ passivation under different sputtering conditions. In Fig. 4 before 60 s sputtering P-diffusion related peaks for both as-deposited and annealed conditions are found close to the detection limit of XPS. After 60 s sputtering conditions the P2p spin–orbit splitting was evident from peak asymmetry and the spectrum was fitted with a $P2p_{3/2}: P2p_{1/2}$ intensity ratio of 2, with a spin–orbit splitting of 1 eV.³³ The binding energy of 128.5 was taken as the reference for $P2p_{3/2}$ which was in good agreement with the reported results of the literature.³⁴ The oxide related peak with a binding energy separation of



Fig. 4 XPS core level spectra of P 2p for as-deposited and annealed $Ta_{1-x}Zr_xO/n$ -InP samples at different Ar⁺ sputtering times.

+6.1 eV relative to $P2p_{3/2}$ was assigned to P_2O_5 and of +5.1 eV was assigned to $In(PO_3)_3$.³⁵ There was a possibility that a little amount of P-related oxide peak was found, due to re-oxidation during limited air exposure needed for sample handling or that may be the result of incomplete oxide removal or partial ALD self cleaning. Due to low resolution of the XPS spectra no clear observation of P_xS_v was retrieved which can be located in between 130 to 132 eV.³⁶ After sputtering for long time the substrate related peak becomes more pronounced as the electrons come from the InP surface after etching most of the $Ta_{1-x}Z_xO$ as evidenced after 120-180 s sputtering XPS spectra. Therefore having almost similar intensity for the oxide related peak of P_2O_5 and $In(PO_3)_3$ we assume that due to the thermodynamic stability of this gate stack no additional P-oxide growth occurred. A similar stability phenomenon was observed during In3d_{5/2} XPS analysis for the $Ta_{1-x}Z_xO/InP$ interface.

Fig. 5 describes the P2p spectra after ALD SiO₂ passivation for the as-deposited and annealed sample. In contrast, the signal from the P-oxide for the SiO₂ passivated sample after 0-120 s sputtering close to the detection limit of XPS before and after annealing, suggested that there was negligible P-diffusion taking place within the dielectrics after the SiO₂ ALD interfacial layer. The weak signals for 0 and 60 s sputtering cases are due to electron effective attenuation which is more pronounced for the SiO₂ passivated sample, because the attenuation length is shorter in the higher density SiO₂ film. This may also be due to the higher overall thickness of the combined $Ta_{1-x}Z_xO/SiO_2$ stack. A P-oxide related peak has been fitted with similar binding energy separation as discussed earlier. Interestingly after 120-180 s sputtering the intensity of the P-oxide peak increased compared to without the passivated sample. The existence of these high intensity binding states was still a matter of doubt. The formation of SiPO₄ also is a possibility, which would have a similar BE

2P_{3/2} In(PO₃)₃ 2P P₂O

Annealed

240 sec

Sputter

180 sec Sputter

120 sec Sputter

60'sec

Sputte

0 sec

Sputter

In(PO₃)₃ .P₂O

2P_{3/2}

AsDep

P2p

ntensity (a.u.)

2P



Paper

position to that of the peak assigned here to P_2O_5 . A similar result has been reported by Adelmann et al. who worked with Al₂O₃ on InP which resulted to form AlPO₄.³⁷ However, the interfacial oxide after 180 s clearly becomes more phosphorous rich similar to In with an increase of the binding energy for P-oxide. However, after SiO₂ passivation, the concentration of SiPO₄ was detected to slightly increase after annealing which is likely due to the oxygen transfer from P to Si at the interface.

Fig. 6(a) presents the typical C-V characteristics of $Ta_{1-x}Zr_xO/$ InP gate stacks at different frequencies. True accumulation was not obtained due to the saturation of the density of states in the low conduction band.³⁸ Also, the accumulation capacitance was lower at low applied AC frequencies compared to the oxide capacitance measured using quasi-static C-V (QSCV). Ta1-xZrxO/InP gate stacks showed two distinct frequency dependent capacitance phenomena. Elevated inversion capacitance was observed and originated from the mid-gap energy trap density and uncontrolled dispersion in the accumulation region; these observations are similar to previous reports for high-k/III-V systems.³⁹ The origin of this behavior is the presence of interface traps having an energy close to the InP conduction band.⁴⁰ Under inversion conditions, the effective inversion capacitance can be expressed as a series combination of $Ta_{1-x}Zr_xO$, IL capacitance and the capacitance in the hole inversion layer. The fixed charge, $Q_{\rm f}$, induces a flatband voltage ($V_{\rm fb}$) shift in the gate electrode



Fig. 6 (a) Measured room temperature multi-frequency capacitance as a function of applied gate voltage, V_g, for TaN/Ta_{1-x}Zr_xO/n-InP MOS capacitors and (inset) the second derivatives of the capacitance as a function of gate voltage. (b) Normalized parallel conductance map showing $(G_p/A\omega q)$ as a function of gate voltage and frequency.

through capacitive coupling of the gate dielectric. V_{fb} was calculated from the method described by Winter et al.41 According to their hypothesized relationship between accumulation and inversion, the point of intersection between the second derivative of the multi-frequency capacitance and the applied voltage, V_{g} , is independent of the measurement frequency. Using 100 Hz frequency extracted capacitance equivalent capacitance (CET = $\varepsilon_0 \times k_{\rm SiO}/C_{\rm ox}$) was found to be 1.8 nm. The equivalent dielectric constant ($k_{{
m SiO}_2} \times T_{
m ox}/{
m CET}$) achieved through high calculations from CET was $\sim 20.^{42}$ Detailed calculations have been given in the ESI.[†] The inset in Fig. 6(a) shows the intersection of multifrequency $d^2(C/A)dV^2$ vs. V_g for the above gate stack. V_{fb} was found to be ~ 570 mV for the Ta_{1-x}Zr_xO/InP stack. The large $V_{\rm fb}$ value for the Ta_{1-x}Zr_xO/InP gate is due to unwanted In diffusion during ALD deposition, as was evident from EDS and XPS analyses. The efficiency of the Fermi level response can be measured based on whether or not an applied V_{g} is sufficient to fully deplete the InP surface. Experimentally, this phenomenon is observed when the capacitance reaches a minimum given by the doping level of the semiconductor. As seen from the contour map in Fig. 6(b) for the $Ta_{1-x}Zr_xO/InP$ MOS capacitor investigated here, the Fermi level movement is not quite sufficient to fully deplete the semiconductor; this behavior was caused by a high D_{it} . The conductance peaks signify energy loss from charging and discharging of the interface traps in response to the applied AC bias. Interface traps near the Fermi-level charge and discharge are because the small applied AC signal leads to changes in the interface trap occupancy and Fermi level oscillation at the interface.⁴³ To obtain a more quantitative measure of the midgap D_{it} , we plotted maps of the normalized parallel conductance, $[(G_p/\omega)/Aq]$, as a function of frequency and gate bias for the MOS capacitors with $Ta_{1-x}Zr_xO$ gate dielectrics, Fig. 6(b). Here, G_p is the parallel conductance, ω is the angular frequency, A is the MOS capacitor area and q is the elemental charge. The parallel normalized conductance is given by

$$\frac{\langle G_{\rm p} \rangle}{A\omega q} = \frac{\omega C_{\rm ox}^2 G_{\rm m}}{G_{\rm m}^2 + \omega^2 (C_{\rm ox} - C_{\rm m})} \tag{1}$$

where ω is $2\pi f$, f is the measurement frequency, $C_{\rm ox}$ is the gate oxide capacitance, $G_{\rm m}$ is the measured conductance and $C_{\rm m}$ is the measured capacitance.⁴⁴ The gate oxide capacitance was estimated from the QSCV measurement. Our $G_{\rm p}/A\omega q$ analysis in Fig. 6(b) confirmed the existence of Fermi level pinning because no clear peak was observed in the contour map. The absence of peaks (or a lack of peak shifting) indicated that the surface potential did not respond efficiently to the gate bias because the Fermi level was located between the conduction band edge and the mid-gap.

Fig. 7(a) and (b) show the effects of the SiO₂ interfacial layer on InP MOS capacitor performance. The $Ta_{1-x}Zr_xO/SiO_2/InP$ gate stack exhibited much smaller dispersion at accumulation than the $Ta_{1-x}Zr_xO/InP$ gate stacks. Fig. 7(a) represents typical frequency dependent *C*–*V* behaviors of the TaN/Ta_{1-x}Zr_xO/InP capacitors showing an increase in the *C*–*V* hump with decreasing measurement frequency. Similar trends were observed for the parallel conductance peaks (G_p), which were found at the



Fig. 7 (a) Multi-frequency capacitance–voltage characteristics as a function of applied gate voltage measured at room temperature for TaN/Ta_{1-x}Zr_xO/SiO₂/InP MOS capacitors and (inset) the second derivative of the capacitance as a function of gate voltage. All the curves meet at the same point on the V_g -axis. (b) Normalized parallel conductance map, showing ($G_p/A\omega q$) as a function of gate voltage and frequency.

same voltages as the C-V humps (not shown here). C-V hump elimination was accompanied by a significant reduction D_{it} . The smaller dispersion at accumulation was attributed to a smaller D_{it} in the Ta_{1-x}Zr_xO/SiO₂/InP stack. Another criteria for accurate measurements of Dit can be obtained for high-k/III-V interfaces provided that D_{it} is sufficiently low, for $C_{ox} > qD_{it}$, where C_{ox} is the accumulation capacitance density of the high-k oxide and q the electronic charge.⁴⁶ The interface trap distribution in upper half of the InP band gap was extracted from the n-type TaN/Ta1-xZrxO/SiO2/InP devices obtained from the conductance measurement and plotted in Fig. S2(a) in the ESI.† The $D_{\rm it}$ value near the conduction band at 0.27 eV was 4 imes 10^{12} cm⁻² eV⁻¹. In case of the TaN/Ta_{1-x}Zr_xO/InP interface trap, density calculation results show that $qD_{it} > C_{ox}$. In this case the conductance method becomes not sensitive to extract Dit and the calculated values could be overestimated by an order of magnitude.⁴⁷ So for without the SiO₂ passivation sample it is difficult to calculate D_{it} effectively in a similar approach. A comparison of D_{it} characteristics with other published recent data have been described in the ESI[†] in Fig. S2(b). Our result shows that the extracted D_{it} values are comparable to recently published articles. The SiO2 passivation layer reduced inversion capacitance because the passivation layer minimized In-related oxide growth. In addition, the inversion capacitance had another

capacitance component due to SiO₂(C_{SiO2}). The minimum inversion capacitance value observed after SiO₂ passivation at 1 MHz was close to the ideal capacitance, which indicates that the improvements in both Fermi level movement and surface potential resulted in full depletion of electrons at the InP semiconductor surface.⁴⁴ The dispersion at accumulation after introducing SiO2 was about 11.3% in the 100 Hz-100 kHz frequency range compared to 21.1% for without the SiO₂ passivated sample. Low frequency dispersion for the SiO₂ passivated sample indicates no significant change in the density of border traps located near the conduction band edge of InP.48 The inset in Fig. 7(a) shows the second derivative of the C-V characteristics after SiO₂ passivation. Here, the SiO₂ passivation resulted in a decrease in V_{fb}. This suggests that the SiO₂ passivation counters In diffusion and reduces the number of positive fixed charges at the Ta_{1-x}Zr_xO/InP interface. A similar substrate diffusion effect on V_{fb} and its improvement after introducing a barrier layer was observed.^{49,50} The lower normalized parallel conductance peak values for the SiO₂ passivated MOS capacitor, Fig. 7(b) and its narrower trace, suggested a lower D_{it} and larger band bending occurred in response to a change in the applied gate bias.⁵¹ The mechanisms that cause the reduction in mid-gap D_{it} are SiO₂ passivation and a reduction in the native oxides at the interface of the III-V semiconductor. This phenomenon was in agreement with the HRTEM and XPS analyses discussed above.

Leakage current-electric field curves were measured for TaN/ Ta_{1-x}Zr_xO/InP MOS capacitors with different SiO₂ thicknesses by sweeping the electrical field from 0 to 3.5 MV cm^{-1} in the accumulation field region and recording the leakage current density under substrate electron injection (Fig. 8). To systematically monitor the effect of the SiO₂ passivation layer, we compared the leakage current over 0, 5 and 10 ALD cycles. Although all these samples have different thicknesses, which may result in different leakage currents, the thickness does not influence our conclusion since we compared E_{eff} (E = V/d, where E is the electrical field, V is the applied voltage and d is the oxide thickness) instead of voltage. The leakage current densities at 1 MV cm⁻¹ for $Ta_{1-x}Zr_xO/InP$, $Ta_{1-x}Zr_xO$ /5 cycle SiO₂/InP and $Ta_{1-x}Zr_xO/10$ cycle SiO₂/InP were 3.2 × 10⁻¹⁰ Å, 8.2 × 10⁻¹² Å and 8.3×10^{-13} Å, respectively. It is evident from Fig. 8 that the leakage current of the SiO₂ passivated sample is much smaller than the sample without passivation. This suggests that a thin SiO₂ layer significantly reduced the leakage because its bandgap is larger than that of the high-k dielectric. For TaN/Ta_{1-x}Zr_xO/InP MOS capacitors, the leakage current is dominated by trap assisted Poole-Frenkel (P-F) tunneling. This is apparent in the abrupt increase in slope starting from a field of 0 MV cm⁻¹. Substrate diffusion was the main factor contributing to the generation of these traps in high-k dielectrics. MOS capacitors with 5 and 10 SiO₂ ALD cycles showed two types of slopes in the accumulation region. Slopes in the leakage current above 0.75 MV cm⁻¹ for the 5 cycle ALD case and above 1.2 MV cm^{-1} for the 10 cycle ALD case were significantly steeper than the slopes observed below these field strengths. Therefore, the regimes below 0.75 MV cm^{-1} for the 5 cycle case and below 1.2 MV cm $^{-1}$ for the 10 cycle case were mainly dominated by trap-assisted tunneling



Fig. 8 Comparison of leakage current vs. electric field characteristics for TaN/Ta_{1-x}Zr_xO/InP MOS capacitors for various numbers of SiO₂(0, 5 and 10 cycles) cycles.

or P-F tunneling and the regimes above these field strengths were effectively dominated by Fowler-Nordheim (F-N) tunneling.⁵² Similar recent findings on nanolaminated Al_xTi_yO on the III-V substrate by Ui et al. show that upon increasing the barrier height Poole-Frenkel conduction changed to F-N tunneling for Al₂O₃.⁵³ Also Krylov et al. clearly observed using X-ray photoemission spectroscopy and time of flight secondary ion mass spectrometry, the higher substrate diffusion process enhances the leakage current and reduces the break down voltage.²¹ They have correlated their chemical and electrical analysis with the findings that leakage is enhanced by substrate out-diffusion. So these results support our assumption regarding leakage current reduction due to SiO₂ passivation which blocks substrate diffusion. The 5 cycle ALD case showed F-N tunneling under a lower electrical field than in the 10 cycle ALD case; this is consistent with the thinner SiO₂ layer in the 5 cycle ALD case. As the thickness of the SiO₂ increased, the leakage current decreased, as shown in Fig. 8. As discussed earlier, silicate formation reduced the interface states near the Fermi level (above the InP valence band maximum). Because leakage current flows via interface states, the silicate formation also resulted in a decrease in leakage current.54 Therefore, a thin silicate IL is important for suppressing the leakage current. Low leakage current density was also attributed to the high band gap of SiO₂, which formed a high band offset that reduced electrical conduction.

Conclusion

In summary, an amorphous $Ta_{1-x}Zr_xO$ dielectric film was successfully deposited on an InP substrate by thermal ALD with a Ta:Zr ratio of 3:2. The $Ta_{1-x}Zr_xO$ film exhibited good insulating characteristics and thermal stability even after annealing at 500 °C. Clear evidence for In diffusion to the surface after postdeposition annealing of $Ta_{1-x}Zr_xO/InP$ stacks was provided by XPS and EDS. XPS analysis with $In3d_{5/2}$ and P2p spectra revealed that a silicate layer existed at the interface between Si and In/P after SiO₂ passivation using ALD. Electrical measurements,

including C-V at different frequencies, parallel conductance method measurements and I-V measurements were conducted. CET of ~ 1.8 nm along with a high dielectric constant was found to be 20. The results demonstrated that the high density of interface traps can be passivated by thin SiO₂ ALD deposition. TEM images showed that the thickness of the interfacial layer decreased upon SiO₂ passivation, confirming the negligible out-diffusion of metallic In and suggesting oxygen depletion as well. The overall reduction in the interfacial layer and improvement in the electrical results is further supported by the Fermi level movement observed in the parallel conductance contour plot. Overall, capacitance and parallel conductance results obtained during electrical characterization suggest that SiO₂ improves the quality of the $Ta_{1-x}Zr_xO/InP$ interface. Even though the effective dielectric constant decreases after SiO₂ passivation, this tradeoff between improvement in electrical results and reduction in dielectric constant is acceptable. I-V measurements correlated with the XPS results led us to conclude that P-F and F-N tunneling is the dominant current transport mechanism in the samples studied.

Experimental section

For this study, a commercial ALD chamber (ALD5008 of SNTEK Co.) was used. This setup has a double showerhead system for improving the film uniformity. H₂Si[N(C₂H₅)₂]₂(SAM24) was used as a precursor for SiO₂, (C₅H₅)Zr[N(CH₃)₂]₃(ZyALD) was used for ZrO_2 and $Ta(OC_2H_5)_5$ was used for Ta_2O_5 . To obtain sufficient vapor pressure, these precursors were evaporated in stainless-steel bubblers at 40 °C, 40 °C and 160 °C, respectively. Ar gas was controlled using a mass flow controller (MFC) and was introduced into the reaction chamber to purge the excess gas molecules, remove the reaction by products and control the exposure steps. O₃ gas was used as an oxidant for ALD and the O₃ concentration was fixed at 18% using the MFC. An ALD supercycle process was carried out for Zr doping in Ta2O5. Specifically, one ALD ZrO2 cycle was followed by several repeated ALD Ta2O5 cycles (ZrO₂: Ta₂O₅: 1:8). This super-cycle process allowed us to easily manipulate the Zr/(Zr + Ta) composition of the ALD Zr doped-Ta₂O₅ films. During this process, the substrate temperature was maintained at 250 °C.

III–V MOS capacitors were fabricated on *n*-InP ($3-5 \times 10^{17}$ cm⁻³) with (100) orientation doped with Si using the following procedures. For an InP substrate native oxide removal and S-passivation was done by dipping in water-based 1% hydro-fluoric acid and 21% (NH₄)₂S solutions for 1 min and 5 min, respectively, to minimize the surface oxidation. The substrate was then rapidly moved to the ALD chamber. SiO₂ films were deposited by ALD for 5 and 10 cycles prior to the deposition of Zr doped Ta₂O₅. A single Zr doped Ta₂O₅ MOS capacitor was fabricated for comparison using the same process without ALD deposition of SiO₂. After oxide deposition, post deposition annealing (PDA) was performed using a rapid thermal annealing (RTA) system in a N₂ ambient at 500 °C for 20 s. To form a gate electrode, a TaN top electrode was deposited using a lift-off

process and was then annealed in forming gas. To create the back contact of the capacitors, the samples were connected to a Cu tape on glass using silver paste.

The thicknesses and refractive indexes of the films were measured using spectroscopic ellipsometry. The chemical composition and impurity levels were analyzed by X-ray photoelectron spectroscopy (XPS) using a monochromatic Al Ka source (beam energy of 1486.6 eV and analysis area of 100 μ m²). The surface C 1s peak at 284.5 eV was used as a reference to calibrate the measured core levels. Data were fitted with individual peaks using XPSPEAK software with a mixed Gaussian and Lorentzian peak function and a Shirley type background. Because the gate stack thickness was greater than the XPS detection limit, the highk/InP interface could not be observed using a single XPS run. Therefore, we used Ar sputtering followed by XPS measurements to measure the composition change as a function of depth. The electrical properties, including capacitance-voltage (C-V) and current-voltage (I-V) characteristics were evaluated by using an Agilent LCR meter, a Keithley voltage source.

Acknowledgements

This work was supported by the Priority Research Centers Program (2012-0006689) through the National Research Foundation (NRF) of Korea funded by the Ministry of Education, Science and Technology (MEST) and Mid-career Researcher Program through NRF grant funded by the MEST (2014R1A2A2A09053061).

References

- 1 R. M. Wallace, P. C. McIntyre, J. Kim and Y. Nishi, *Mater. Res. Bull.*, 2009, **34**, 493–503.
- 2 W. Wang, K. Xiong, R. M. Wallace and K. Cho, J. Phys. Chem. C, 2010, 114, 22610–22618.
- 3 W. Cabrera, M. D. Halls, I. M. Povey and Y. J. Chabal, *J. Phys. Chem. C*, 2014, **118**, 5862–5871.
- 4 L. Chen, Z. Y. Ming, Z. Y. Men and L. H. Liang, *Chin. Phys. B*, 2013, **22**, 076701.
- 5 D. C. Suh, Y. D. Cho, D.-H. Ko, Y. Lee, K. B. Chung and M.-H. Cho, *Electrochem. Solid-State Lett.*, 2011, 14, H63–H65.
- 6 H. Dong, W. Cabrera, X. Qin, B. Brennan, D. Zhernokletov,
 C. L. Hinkle, J. Kim, Y. J. Chabal and R. M. Wallace, ACS Appl. Mater. Interfaces, 2014, 6, 7340–7345.
- 7 P. T. Chen, Y. Sun, E. Kim, P. C. McIntyre, W. Tsai, M. Garner,
 P. Pianetta, Y. Nishi and C. O. Chui, *J. Appl. Phys.*, 2008, 103, 034106.
- 8 X. Wang, L. Dong, J. Zhang, Y. Liu, P. D. Ye and R. G. Gordon, *Nano Lett.*, 2013, **13**, 594–599.
- 9 X. Zhu, J.-M. Zhu, A. Li, Z. Liu and N. Ming, J. Mater. Sci. Technol., 2009, 25, 289-313.
- 10 R. D. Clark, Materials, 2014, 7, 2913-2944.
- 11 A. Skeparovski, N. Novkovski, E. Atanassova, A. Paskaleva and K. V. Lazarov, *J. Phys. D: Appl. Phys.*, 2011, 44, 235103.
- 12 E. Atanassova, P. Lytvyn, R. V. Konakova, V. F. Mitin and D. Spassov, *Thin Solid Films*, 2011, **519**, 8182–8190.

- 13 K. J. Hubbard and D. C. Schlom, *J. Mater. Res.*, 1996, **11**, 2757–2776.
- 14 C. Xu, S. Yang, J.-F. Wang, J.-N. Niu, H. Ma, Y.-H. Qiang, J.-T. Liu, D.-W. Li and C.-X. Tao, *Chin. Phys. Lett.*, 2012, 29, 084207.
- 15 J. Lu and Y. Kuo, Appl. Phys. Lett., 2005, 87, 232906.
- 16 A. Paskaleva, M. Ťapajna, E. Dobročka, K. Hušeková,
 E. Atanassova and K. Fröhlich, *Appl. Surf. Sci.*, 2011, 257, 7876–7880.
- 17 J. Lu, Y. Kuo, J.-Y. Tewg and B. Schueler, *Vacuum*, 2004, 74, 539–547.
- 18 J.-Y. Tewg, Y. Kuo, J. Lu and B. W. Schueler, J. Electrochem. Soc., 2004, 151, F59–F67.
- 19 H. Kimura, J. Mizuki, S. Kamiyama and H. Suzuki, *Appl. Phys. Lett.*, 1995, **66**, 2209.
- 20 R. Ramprasad, J. Appl. Phys., 2003, 94, 5609.
- 21 I. Krylov, A. Gavrilov, M. Eizenberg and D. Ritter, *Appl. Phys. Lett.*, 2013, **103**, 053502.
- 22 C. H. An, Y. C. Byun, M. S. Lee and H. Kim, *Phys. Status Solidi*, 2012, **6**, 211–213.
- 23 Y. S. Kang, C. Y. Kim, M. H. Cho, K. B. Chung, C. H. An, H. Kim, H. J. Lee, C. S. Kim and T. G. Lee, *Appl. Phys. Lett.*, 2010, **97**, 172108.
- 24 G. K. Dalapati, C. K. Chia, C. Mahata, T. Das, C. K. Maiti, M. K. Kumar, H. Gao, S. Y. Chiam, C. C. Tan, C. T. Chua, Y. B. Cheng and D. Z. Chi, *Electrochem. Solid State Lett.*, 2011, 14, G52–G55.
- 25 M.-K. Lee and C.-F. Yen, Jpn. J. Appl. Phys., 2014, 53, 056502.
- 26 W. Cabrera, B. Brennan, H. Dong, T. P. O'Regan, I. M. Povey, S. Monaghan, É. O'Connor, P. K. Hurley, R. M. Wallace and Y. J. Chabal, *Appl. Phys. Lett.*, 2014, **104**, 011601.
- 27 N. Shibata and H. Ikoma, Jpn. J. Appl. Phys., 1992, 31, 3976-3980.
- 28 M. Faur, M. Faur, D. T. Jayne, M. Goradia and C. Goradia, Surf. Interface Anal., 1990, 15, 641.
- 29 G. Hollinger, E. Bergignat and J. Joseph, *J. Vac. Sci. Technol.*, *A*, 1985, **3**, 2082.
- 30 H. Dong, W. Cabrera, R. V. Galatage, K. C. Santosh,
 B. Brennan, X. Qin, S. McDonnell, D. Zhernokletov, C. L.
 Hinkle, K. Cho, Y. J. Chabal and R. M. Wallace, *Appl. Phys. Lett.*, 2013, 103, 061601.
- 31 H. Dong, K. C. Santosh, A. Azcatl, W. Cabrera, X. Qin,
 B. Brennan, D. Zhernokletov, K. Cho and R. M. Wallace,
 J. Appl. Phys., 2013, 114, 203505.
- 32 G. He, L. D. Zhang and Q. Fang, *J. Appl. Phys.*, 2006, **100**, 083517.
- 33 R. Chanson, S. Bouchoule, C. Cardinaud, C. P. Etienne, E. Cambril, A. Rhallabi, S. Guilet and E. Blanquet, *J. Vac. Sci. Technol., B: Nanotechnol. Microelectron.: Mater., Process., Meas., Phenom.*, 2014, **32**, 011219.

- 34 S. Ingrey, W. M. Lau, N. S. Mcintyre and R. Sodhi, J. Vac. Sci. Technol., A, 1987, 5, 1621.
- 35 B. Brennan, H. Dong, D. Zhernokletov, J. Kim and R. M. Wallace, *Appl. Phys. Express*, 2011, 4, 125701.
- 36 M. Lau, S. Jin, X. Wu and S. Ingrey, J. Vac. Sci. Technol., B: Microelectron. Process. Phenom., 1990, 8, 848.
- 37 C. Adelmann, D. Cuypers, M. Tallarida, L. N. J. Rodriguez, A. De Clercq, D. Friedrich, T. Conard, A. Delabie, J.-P. Locquet, S. De Gendt, D. Schmeisser, S. Van Elshocht and M. Caymax, *Chem. Mater.*, 2013, 25, 1078.
- 38 D. Veksler, G. Bersuker, H. Madan, L. Morassi and G. Verzellesi, *Semicond. Sci. Technol.*, 2015, **30**, 065013.
- 39 I. Krylov, L. Kornblum, A. Gavrilov, D. Ritter and M. Eizenberg, *Appl. Phys. Lett.*, 2012, **100**, 173508.
- 40 Y. Yuan, L. Wang, B. Yu, B. Shin, J. Ahn, P. C. McIntye, P. M. Asbeck, M. J. W. Rodwell and Y. Taur, *IEEE Electron Device Lett.*, 2011, 32, 485.
- 41 R. Winter, J. Ahn, P. C. McIntyre and M. Eizenberg, J. Vac. Sci. Technol., B: Nanotechnol. Microelectron.: Mater., Process., Meas., Phenom., 2013, 31, 030604.
- 42 L.-S. Wang, L. Liu, J.-P. Xu, S.-Y. Zhu, Y. Huang and P.-T. Lai, *IEEE Trans. Electron Devices*, 2014, **61**, 742–746.
- 43 S. Junwoo, V. Chobpattana, B. M. McSkimming and S. Stemmer, *J. Vac. Sci. Technol.*, *A*, 2015, 33, 020602.
- 44 Y. Hwang, R. E. Herbert, N. G. Rudawski and S. Stemmer, *Appl. Phys. Lett.*, 2010, **96**, 102910.
- 45 I. Krylov, A. Gavrilov, D. Ritter and M. Eizenberg, *Appl. Phys. Lett.*, 2011, **99**, 203504.
- 46 R. E. Herbert, Y. Hwang and S. Stemmer, *Appl. Phys. Lett.*, 2010, **97**, 062905.
- 47 H. C. Lin, G. Brammertz, K. Martens, G. de Valicourt, L. Negre, W. E. Wang, W. Tsai, M. Meuris and M. Heyns, *Appl. Phys. Lett.*, 2009, **94**, 153508.
- 48 M. Choi, A. Janotti and C. G. Van de Walle, Native point defects and dangling bonds in α -Al₂O₃, *J. Appl. Phys.*, 2013, **113**, 044501.
- 49 L. Chen, Z. Y. Ming, Z. Y. Men and L. H. Liang, *Chin. Phys. B*, 2013, **22**, 076701.
- 50 C. Mahata, Y.-C. Byun, C.-H. An, S. Choi, Y. An and H. Kim, *ACS Appl. Mater. Interfaces*, 2013, 5, 4195–4201.
- 51 V. Chobpattana, J. Son, J. J. M. Law, R. E. Herbert, C.-Y. Huang and S. Stemmer, *Appl. Phys. Lett.*, 2013, **102**, 022907.
- 52 C.-M. Hsu and J.-G. Hwu, ECS J. Solid State Sci. Technol., 2013, 2, N3072–N3078.
- 53 T. Ui, M. Kudo and T.-k. Suzuki, *Phys. Status Solidi C*, 2010, 10, 1417–1420.
- 54 H. Kobayashi, K. Imamura, K. Fukayama, S.-S. Im, O. Maida, Y.-B. Kim, H.-C. Kim and D.-K. Choi, *Surf. Sci.*, 2008, **602**, 1948–1953.