



Atomic layer deposited Al_2O_3 on high quality *p*-type epitaxial-GaAs/Ge for advanced III-V/Ge based device application

Goutam Kumar Dalapati^{a,*}, Sandipan Chakraborty^b, Chandreswar Mahata^c, Maruf Amin Bhuiyan^b, Jianrong Dong^d, Aneesa Iskander^a, Saeid Masudy-panah^a, Sanghamitra Dinda^a, Ren Bin Yang^a, Taeyoon Lee^c, Dongzhi Chi^a, Ching Kean Chia^a

^a Institute of Materials Research and Engineering, A*STAR (Agency for Science, Technology and Research), 3 Research Link, 117602, Singapore

^b Department of Electrical and Computer Engineering, National University of Singapore, 4 Engineering Drive 3, 117576, Singapore

^c Nanobio Device Laboratory, School of Electrical and Electronic Engineering, Yonsei University, 134 Shinchon-Dong, Seodaemun-Gu, Seoul 120-749, Republic of Korea

^d Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences, 398 Ruoshui Road, Suzhou Industrial Park, Jiangsu 215125, China

ARTICLE INFO

Article history:

Received 25 March 2015

Accepted 3 May 2015

Available online 11 May 2015

Keywords:

P-epitaxial-GaAs
AlGaAs buffer layer
ALD Al_2O_3
GaAs/Ge integration

ABSTRACT

Development of high quality *p*-type epitaxial gallium-arsenide (epi-GaAs) on germanium (Ge) with sub-nm surface roughness is much sought after for the next generation high speed transistors application. High quality zinc doped *p*-type epitaxial GaAs with surface roughness of ~ 0.87 nm was grown on Ge substrates at 675 °C. Thin $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ buffer layer and un-doped GaAs of 300 nm thick were introduced to suppress the Ge defects and auto-doping into epi-GaAs layer. The material and optical properties of the *p*-type epi-GaAs/un-doped GaAs/ $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}/\text{Ge}$ structures were examined through PL and Raman analysis. The metal-oxide-semiconductor capacitor (MOSC) was fabricated using *p*-type epi-GaAs layer and atomic-layer-deposited Al_2O_3 gate dielectric. The effective dielectric constant of the Au/ $\text{Al}_2\text{O}_3/\text{p}$ -epi-GaAs gate-stack is 5.9 and hysteresis voltage of 500 mV was observed. The epi-GaAs layer is *p*-type in nature with doping densities of $5 \times 10^{17} \text{ cm}^{-3}$.

© 2015 Elsevier B.V. All rights reserved.

1. Introduction

Epitaxial GaAs (epi-GaAs) on Ge substrate has received much attention to realize high performance, flexibility, and enhanced functionality of GaAs compounds coupled with the low manufacturing cost and sheer scale of the silicon process technology [1–3]. For an example, high speed complementary metal-oxide-semiconductor (CMOS) device can be realized by integration of GaAs and Ge on a silicon platform [4–12]. On the other hand, optical devices such as long-wavelength InAs/GaAs quantum-dot laser diode on Ge substrate were also demonstrated by Liu et al. [13]. It is worth to note that the performance gains using an epitaxial layer is still challenging due to the several reasons. Epitaxial-GaAs suffers from poor surface quality. Ge out-diffusion and auto-*n*-type doping in the epi-GaAs is also critical for the device application [5–8]. GaAs has six times higher electron mobility than Si, suitable for *n*-type metal-oxide-semiconductor field-effect-transistor (nMOSFET) applications. However, Ge has four times higher hole mobility

compared with Si, suitable for *p*-type MOSFET applications. Thus, development of *p*-type epitaxial GaAs is crucial to achieve *n*-MOSFET device using epi-GaAs layer as a channel layer. Toward this, we have developed *p*-type epitaxial GaAs on Ge substrate by suppressing Ge out-diffusion through integrating AlGaAs buffer layer and un-doped GaAs layer. We have demonstrated *p*-type epi-GaAs metal-oxide semiconductor capacitors (*p*-type epi-MOSC) on Ge substrate using ALD Al_2O_3 gate dielectric on epi-GaAs layer.

There are several challenges related to integration of GaAs/Ge on a silicon platform such as formation of anti-phase domain (APD) defects, Ge out-diffusion and auto-doping, and high surface roughness. By using Ge substrate 6° offcut toward (111) direction, APD defects can be eliminated [2,6]. On the other hand, inter-diffusion of atoms can be suppressed significantly by introducing AlAs [6]. The high quality epi-GaAs with sub-nm surface roughness was also achieved through the introduction of $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ buffer layer. The epi-GaAs layer is intrinsically *n*-type due to the Ge auto-doping [2,7,8]. Thus, for the development of *p*-type epi-GaAs, zinc dopant should be higher than the intrinsic doping concentration [14]. Furthermore, interface quality at the *p*-type epi-GaAs layer and dielectric is a critical towards the development of *p*-type epi-GaAs based devices [2,8]. It plays a key role for surface channel

* Corresponding author.

E-mail address: dalapatig@imre.a-star.edu.sg (G. Kumar Dalapati).

MOSFET devices. Presence of GaAs-oxide (native oxide) degraded device performance. Formation of native oxide is prone to epi-GaAs compared with bulk-GaAs, as epi-GaAs has high surface roughness [8]. The ALD Al₂O₃ shows promising results with bulk-GaAs substrates. ALD Al₂O₃ also reduces native As-oxides through a “self-cleaning”. Moreover, ALD is very crucial for epi-GaAs systems compared to the other deposition technique, since it provides better interface between epi-GaAs and dielectric through conformal coating of the epi-GaAs layers. In the present work, we have developed *p*-type epitaxial GaAs with sub-nm surface roughness by using AlGaAs buffer layer and undoped GaAs layer for the high speed logic and memory application. ALD Al₂O₃ dielectric has been integrated to study the epi-GaAs layer and interface quality between epi-GaAs and dielectric layer.

2. Experiment

P-type epi-GaAs was deposited using MOCVD technique at 675 °C on *p*-type Ge (100) substrates with 6° offcut toward the (111) plane to eliminate the APD defects. The doping concentration of Ge substrate was $\sim 10^{16} \text{ cm}^{-3}$. The Ge substrate was first heated up to 720 °C in H₂ ambient and kept at that temperature for 5 mins to remove the native oxide layer in the absence of As. Then, the temperature is ramped down to 675 °C, and AsH₃, TMGa, and TMAI are introduced into the reactor for the growth of 10-nm thin Al_{0.3}Ga_{0.7}As buffer layer and 300 nm thick un-doped GaAs layers at a growth rate of 0.42 nm/s. Thin Al_{0.3}Ga_{0.7}As buffer layer and undoped GaAs were introduced to suppress the Ge out-diffusion and intrinsic Ge auto-doping into epi-GaAs layer. Zinc (Zn) doped *p*-type epi-GaAs of 200 nm thick was grown on un-doped GaAs layer using MOCVD technique at 675 °C. The doping concentration of Zn was 10^{18} cm^{-3} . For epi-GaAs metal-oxide-semiconductor (epi-GaAs MOS) device fabrication, the wafers were degreased using isopropanol, cleaned in 1% hydrofluoric acid solution for 3 mins to remove native oxide. After cleaning, sample was loaded into an atomic layer deposition (ALD) chamber for Al₂O₃ deposition. Thin film Al₂O₃ of thickness ~ 12 nm was deposited at 250 °C using TMA and H₂O precursors. Post deposition annealing (PDA) was carried out in N₂ ambient at 500 °C for 1 min by rapid thermal annealing (RTA). Electrical measurements were performed on GaAs MOS capacitor structure. The Au metal, deposited by sputter, was used as the gate electrode (area: $1.9 \times 10^{-3} \text{ cm}^2$). Low resistance Ohmic contact was made by using Ti/Pt/Au on the back side of *p*-Ge wafers through sputter.

3. Results and discussion

Surface roughness plays a critical role for GaAs/Ge based devices. Thus, it is essential to grow the high quality epitaxial-GaAs with sub-nm surface roughness. Surface morphology of epi-GaAs without ALD coated Al₂O₃ was performed by using atomic force microscopy (AFM), as shown in Fig. 1. Surface roughness of zinc doped epi-GaAs was found to be ~ 0.87 nm. The surface roughness of *p*-type epi-GaAs layer is much lower to the reported results [14]. Indeed, to the best of our knowledge; this is the lowest reported value for the *p*-type epi-GaAs layer. The Al₂O₃ coated epi-GaAs also shows similar surface topography. Phonon Raman scattering and photoluminescence can provide a measurement of the stress and presence of defects in a material. Fig. 2 (a) shows room temperature Raman scattering spectra of epi-GaAs layer grown on a Ge substrate with thin AlGaAs buffer layer. The Raman spectrum of epitaxial GaAs epilayer shows both transverse optical (TO) phonon at $\sim 268 \text{ cm}^{-1}$ and a longitudinal optical (LO) phonon at $\sim 293 \text{ cm}^{-1}$, similar to the reported results [15,16]. In




Fig. 1. AFM image of *p*-type epitaxial GaAs grown on Ge substrate.

case of GaAs, the LO mode is Raman-active while the TO mode is thought to be caused by structural disorder, surface roughness, alloy disorder and impurities [17]. The LO peak of the epi-GaAs layer grown at 675 °C was sharp indicating crystalline behavior. In addition to a strong LO phonon band in epi-GaAs, a weak TO band was also appeared. The PL spectrum of epi-GaAs measured at room temperature and is presented in Fig. 2(b). Single emission peak suggests that there is no significant Ge diffusion into the epi-GaAs layer. The main peak at room temperature corresponds to an energy value of 1.410 eV representing GaAs near-band-edge emission. Emission from 1.2 eV to 1.3 eV which is related to Ge diffusion into GaAs was found negligible [6].

Suppression of elemental Ge out-diffusion was observed in the secondary ion mass spectrometry (SIMS) profile, as shown in Fig. 3(a). The elemental Ge atoms out-diffuse up to ~ 25 nm into the undoped-GaAs layer, which agrees well with reported results [2]. It is worth to note that even though AlGaAs effectively reduced the Ge atom diffusion into GaAs, there is still Ge atoms. The concentration of Ge is below SIMS detection limit (approximately 10^{15} cm^{-3}) [2,14]. To reduce the background doping concentration due to the Ge auto-diffusion, we have introduced 300 nm undoped GaAs layer between *p*-type epi-GaAs layer and Ge substrate. Fig. 3(b) depicts the cross-section HRTEM of epi-GaAs on 6° off-cut Ge(100) substrates. The thickness of zinc doped epi-GaAs layer and undoped epi-GaAs is 200 nm and 300 nm, respectively. HRTEM shows a smooth and abrupt interface between epi-GaAs and the Ge substrate. Further, it confirms that the epi-GaAs layers are free from any APD defects. To fabricate the metal-oxide-semiconductor devices with *p*-type epitaxial GaAs layer, Al₂O₃ of thickness 12 nm was deposited on *p*-type epi-GaAs using ALD. It is worth noting that there was no indication of forming interfacial layer between *p*-type epi-GaAs and Al₂O₃, as shown in HRTEM image. This is due to the self-cleaning property of ALD Al₂O₃. A 20-cycle in-situ trimethylaluminium cleaning was performed to remove native oxide and excess As from the epi-GaAs layer prior to the Al₂O₃ deposition, resulting almost no interfacial layer between Al₂O₃ and epi-GaAs layer. The Al₂O₃ layer is partially crystallized. As it has been reported that the amorphous phase of Al₂O₃ is expected to be thermodynamically stable but if a critical thickness of Al₂O₃ is reached, a poly crystalline may be preferred. Above the critical thickness amorphous alumina phase becomes unstable and a crystal phase is preferred [18].

Capacitance–voltage (C–V) and current–voltage (*I*–*V*) characteristics of Al₂O₃/epi-GaAs MOS device are shown in Fig. 4. The inset of Fig. 4 shows the schematic diagram of epi-GaAs MOS capacitors with ALD Al₂O₃ gate dielectric. Fig. 4(a) shows C–V characteristics of epi-GaAs MOS capacitors. C–V characteristics showed evidence of hole accumulation for negative biases and electron inversion for




Fig. 2. (a) Raman scattering spectra of epi-GaAs grown by MOCVD technique at 675 °C. (b) PL spectra of epi-GaAs/Al_{0.3}Ga_{0.7}As/Ge structures measured at room temperature.




Fig. 3. (a) SIMS profiles for p-type epi-GaAs layer with Al_{0.3}Ga_{0.7}As buffer layer and undoped GaAs layer and (b) cross-sectional HRTEM images of epi-GaAs/Al_{0.3}Ga_{0.7}As/Ge with Al₂O₃ films of 12 nm.




Fig. 4. (a) Capacitance–voltage characteristics of Al₂O₃/epi-GaAs at the applied frequency of 30 kHz, (b) apparent doping profiles for the epi-GaAs obtained from C–V characteristics and (c) current–voltage characteristics of Al₂O₃/p-type epi-GaAs gate stack. The inset (b) shows the schematic diagram of p-type epi-GaAs MOSC.

positive biases, which suggests the *p*-type epi-GaAs MOSC behavior. Interface trap density (D_{it}) was calculated from conductance technique. The minimum D_{it} found for *p*-type epi-GaAs MOSC was

$\sim 8 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$. The interface trap density is comparable with the reported results of high-k/bulk GaAs gate stack [19–26]. From the high frequency C–V characteristics, the depletion depth

(X_{dHF}) and apparent doping (N_{appHF}) were extracted [27]. Fig. 4(b) shows the apparent doping profile of the epi-GaAs layer. The apparent doping concentration of the epi-GaAs layer is $\sim 5 \times 10^{17} \text{ cm}^{-3}$. Leakage current characteristics have been performed for further investigation of the *p*-type epi-GaAs MOSC. Fig. 4(c) shows the *I*–*V* characteristics of the $\text{Al}_2\text{O}_3/\text{p-epi-GaAs}$ MOSC. Asymmetrical characteristics of *I*–*V* curves under forward and reverse biases were observed. An average breakdown field of $\sim 3.3 \text{ MV/cm}$ is observed for $\text{Al}_2\text{O}_3/\text{p-epi-GaAs}$ gate stack. It is worth noting that the interface quality needs to improve further for device application. The interface quality and gate dielectric properties can be improved by using bi-layer dielectric, alloy dielectric, and interfacial passivation layer [7,20,22,28–32]. Recently, we have shown by employing vacuum based annealing, the dielectric quality as well as interface quality can be improved significantly [29].

4. Conclusion

We have successfully grown zinc doped epi-GaAs with surface roughness around 0.87 nm. There is no significant structural defect after introduced zinc dopant in the epi-GaAs layer. The capacitance–voltage characteristic shows zinc doped epi-GaAs is *p*-type in nature. Hysteresis voltage and leakage current are comparable with high-*k*/bulk-GaAs gate structure. The feasibility study of *p*-type epi-GaAs with ALD Al_2O_3 will help to design the *p*-type epi-GaAs based MOSFET on a silicon platform for high speed logic and memory applications.

Synopsis

High quality zinc doped *p*-type epitaxial GaAs with surface roughness of $\sim 0.87 \text{ nm}$ was grown on Ge substrates at 675°C . Thin $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ buffer layer and un-doped GaAs of 300 nm thick were introduced to suppress the Ge-auto-doping and Ge-based complex defects into epi-GaAs layer. The metal–oxide–semiconductor capacitor (MOSC) was fabricated using *p*-type epi-GaAs layer and atomic-layer-deposited Al_2O_3 gate dielectric. The epi-GaAs layer is *p*-type in nature with doping densities of $5 \times 10^{17} \text{ cm}^{-3}$.

References

- [1] Ko H, Takei K, Kapadia R, Chuang S, Fang H, Leu PW, et al. Ultrathin compound semiconductor on insulator layers for high-performance nanoscale transistors. *Nature* 2010;468:286–9.
- [2] Dalapati GK, Chia CK, Tan CC, Tan HR, Chiam S, Dong JR, et al. Surface passivation and interface properties of bulk GaAs and epitaxial-GaAs/Ge using atomic deposited TiAlO alloy dielectric. *ACS Appl Mater Interfaces* 2013;5:949–57.
- [3] Pillarisetty R. Academic and industry research progress in germanium nanodevices. *Nature* 2011;479:324–8.
- [4] Passlack M, Droopad R, Rajagopalan K, Abrokwah J, Gregory R, Danh ND. High mobility NMOSFET structure with high-*k* dielectric. *IEEE Electron Dev Lett* 2005;26:713–5.
- [5] Chia CK, Dalapati GK, Chai Y, Lu SL, He W, Dong JR, et al. Role of $\text{Al}_x\text{Ga}_{1-x}\text{As}$ buffer layer in heterogeneous integration of GaAs/Ge. *J Appl Phys* 2011;109:066106.
- [6] Chia CK, Dong JR, Chi DZ, Sridhara A, Wong ASW, Suryana M, et al. Effects of AlAs interfacial layer on material and optical properties of GaAs/Ge(100) epitaxy. *Appl Phys Lett* 2008;92:141905.
- [7] Dalapati GK, Chia CK, Mahata C, Krishnamoorthy S, Tan CC, Tan HR, et al. Impact of buffer layer on atomic layer deposited TiAlO alloy dielectric quality for epitaxial-GaAs/Ge device application. *IEEE Trans Electron Dev* 2013;60:192–9.
- [8] Dalapati GK, Kumar MK, Chia CK, Gao H, Wang BZ, Wong ASW, et al. Interfacial and electrical characterization of atomic layer deposited HfO_2 gate dielectric on high mobility epitaxial GaAs/Ge channel substrates. *J Electrochem Soc* 2010;157:H825–31.
- [9] Wu YQ, Xu M, Ye PD, Cheng Z, Li J, Park JS, et al. Atomic-layer-deposited $\text{Al}_2\text{O}_3/\text{GaAs}$ metal–oxide–semiconductor field-effect transistor on Si substrate using aspect ratio trapping technique. *Appl Phys Lett* 2008;93:242106.
- [10] Ting SM, Fitzgerald EA. Metal–organic chemical vapor deposition of single domain GaAs on $\text{Ge}/\text{Ge}_x\text{Si}_{1-x}/\text{Si}$ and Ge substrates. *J Appl Phys* 2000;87:2618.
- [11] Sieg RM, Ringel SA, Ting SM, Samavedam SB, Currie M, Langdo T, et al. Toward device-quality GaAs growth by molecular beam epitaxy on offcut $\text{Ge}/\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ substrates. *J Vac Sci Technol B* 1998;16:1471.
- [12] Brammertz G, Caymax M, Meuris M, Heyns M, Mols Y, Degroote S, et al. GaAs on Ge for CMOS. *Thin Solid Films* 2008;517:148–51.
- [13] Liu H, Wang T, Jiang Q, Hogg R, Tutu F, Pozzi F, et al. Long-wavelength InAs/GaAs quantum-dot laser diode monolithically grown on Ge substrate. *Nat Photonics* 2011;5:416–9.
- [14] Dalapati GK, Wong TKS, Li Y, Chia CK, Das A, Mahata C, et al. Characterization of epitaxial GaAs MOS capacitors using atomic layer-deposited $\text{TiO}_2/\text{Al}_2\text{O}_3$ gate stack: study of Ge auto-doping and p-type Zn doping. *Nanoscale Res Lett* 2012;7:99.
- [15] Gant TA, Shen H, Flemish JR, Fotiadis L, Dutta M. Raman study of low growth temperature GaAs. *Appl Phys Lett* 1992;60:1453–5.
- [16] Alarcón-Lladó E, Conesa-Boj S, Wallart X, Caroff P, Morral AF. Raman Spectroscopy of self-catalyzed $\text{GaAs}_{1-x}\text{Sb}_x$ nanowires grown on silicon. *Nanotechnology* 2013;24:405707.
- [17] Matsuda Y, Fujita K, Hinotani S. Raman studies on GaAs epitaxial films on Si. *Appl Surf Sci* 1991;48/49:231–6.
- [18] Prokes SM, Katz MB, Twigg ME. Growth of crystalline Al_2O_3 via thermal atomic layer deposition: nanomaterial phase stabilization. *APL Mater* 2014;2:032105.
- [19] Ye PD, Wilk GD, Yang B, Kwo J, Chu SNG, Nakahara S, et al. GaAs interfacial self-cleaning by atomic layer deposition. *Appl Phys Lett* 2003;83:180.
- [20] Dalapati GK, Tong Y, Loh WY, Mun HK, Cho BJ. Electrical and interfacial characterization of atomic layer deposited high-*k* gate dielectrics on GaAs for advanced CMOS devices. *IEEE Trans Electron Dev* 2007;54:1831–7.
- [21] Mahata C, Mallik S, Das T, Maiti CK, Dalapati GK, Tan CC, et al. Atomic layer deposited $(\text{TiO}_2)_x(\text{Al}_2\text{O}_3)_{1-x}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ gate stacks for III–V based metal–oxide–semiconductor field-effect transistor applications. *Appl Phys Lett* 2012;100:062905.
- [22] Dalapati GK, Tong Y, Loh WY, Mun HK, Cho BJ. Impact of interfacial layer control using Gd_2O_3 in HfO_2 gate dielectric on GaAs. *Appl Phys Lett* 2007;90:183510.
- [23] Das T, Mahata C, Maiti CK, Dalapati GK, Chia CK, Chi DZ, et al. Sputter-deposited La_2O_3 on p-GaAs for gate dielectric applications. *J Electrochem Soc* 2011;159:G15–22.
- [24] Dalapati GK, Sridhara A, Wong ASW, Chia CK, Lee SJ, Chi DZ. Interfacial characteristics and band alignments for ZrO_2 gate dielectric on Si passivated p-GaAs substrate. *Appl Phys Lett* 2007;91:242101.
- [25] Dalapati GK, Sridhara A, Wong ASW, Chia C, Chi D. Plasma nitridation of HfO_2 gate dielectric on p-GaAs substrates. *ECS Trans* 2008;16:387–92.
- [26] Oh HJ, Lin JQ, Lee SJ, Dalapati GK, Sridhara A, Chi DZ, et al. Study on interfacial properties of InGaAs and GaAs integrated with chemical-vapor-deposited high-*k* gate dielectrics using x-ray photoelectron spectroscopy. *Appl Phys Lett* 2008;93:062107.
- [27] Samanta SK, Dalapati GK, Chatterjee S, Maiti CK. Minority carrier lifetime and diffusion length in $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$ and $\text{Si}_{1-y}\text{C}_y$ heterolayers. *Appl Surf Sci* 2004;224:283–7.
- [28] Dalapati GK, Sridhara A, Wong ASW, Chia CK, Lee SJ, Chi DZ. Characterization of sputtered TiO_2 gate dielectric on aluminum oxynitride passivated p-GaAs. *J Appl Phys* 2008;103:034508.
- [29] Mukherjee C, Das T, Mahata C, Maiti CK, Chia CK, Chiam SY, et al. Interface properties of atomic layer deposited $\text{TiO}_2/\text{Al}_2\text{O}_3$ films on $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InP}$ substrates. *ACS Appl Mater Interfaces* 2014;6:3263–74.
- [30] Dalapati GK, Sridhara A, Wong ASW, Chia CK, Chi DZ. HfO_xN_y gate dielectric on p-GaAs. *Appl Phys Lett* 2009;94:073502.
- [31] Dalapati GK, Chia CK, Mahata C, Das T, Maiti CK, Kumar MK, et al. Surface passivation of GaAs substrates with SiO_2 deposited using ALD. *Electrochim Solid-State Lett* 2011;14:G52–5.
- [32] Dalapati GK, Oh HJ, Lee SJ, Sridhara A, Wong ASW, Chi DZ. Energy-band alignments of HfO_2 on p-GaAs substrates. *Appl Phys Lett* 2008;92:042120.